Sciweavers

21183 search results - page 128 / 4237
» Adaptive Testing by Test
Sort
View
ISQED
2002
IEEE
83views Hardware» more  ISQED 2002»
15 years 9 months ago
A Hybrid BIST Architecture and Its Optimization for SoC Testing
This paper presents a hybrid BIST architecture and methods for optimizing it to test systems-on-chip in a cost effective way. The proposed self-test architecture can be implemente...
Gert Jervan, Zebo Peng, Raimund Ubar, Helena Kruus
92
Voted
DATE
2010
IEEE
110views Hardware» more  DATE 2010»
15 years 9 months ago
Multi-temperature testing for core-based system-on-chip
—Recent research has shown that different defects can manifest themselves as failures at different temperature spectra. Therefore, we need multi-temperature testing which applies...
Zhiyuan He, Zebo Peng, Petru Eles
DATE
2000
IEEE
87views Hardware» more  DATE 2000»
15 years 8 months ago
Test Synthesis for Mixed-Signal SOC Paths
Higher levels of integration, the need for test re-use, and the mixed-signal nature of today’s SOC’s necessitate hierarchical test generation and system level test composition...
Sule Ozev, Ismet Bayraktaroglu, Alex Orailoglu
ICCAD
2000
IEEE
171views Hardware» more  ICCAD 2000»
15 years 8 months ago
A Parametric Test Method for Analog Components in Integrated Mixed-Signal Circuits
In this paper, we present a novel approach to use test stimuli generated by digital components of a mixed-signal circuit for testing its analog components. A wavelet transform is ...
Michael Pronath, Volker Gloeckel, Helmut E. Graeb
ISQED
2000
IEEE
131views Hardware» more  ISQED 2000»
15 years 8 months ago
Low Power Testing of VLSI Circuits: Problems and Solutions
Power and energy consumption of digital systems may increase significantly during testing. This extra power consumption due to test application may give rise to severe hazards to ...
Patrick Girard