Sciweavers

513 search results - page 99 / 103
» An Approach to Architectural Enhancement for Embedded Speech...
Sort
View
DATE
2003
IEEE
101views Hardware» more  DATE 2003»
14 years 23 days ago
Energy Estimation for Extensible Processors
This paper presents an efficient methodology for estimating the energy consumption of application programs running on extensible processors. Extensible processors, which are incr...
Yunsi Fei, Srivaths Ravi, Anand Raghunathan, Niraj...
HPCA
2009
IEEE
14 years 8 months ago
Blueshift: Designing processors for timing speculation from the ground up
Several recent processor designs have proposed to enhance performance by increasing the clock frequency to the point where timing faults occur, and by adding error-correcting supp...
Brian Greskamp, Lu Wan, Ulya R. Karpuzcu, Jeffrey ...
JCIT
2008
165views more  JCIT 2008»
13 years 7 months ago
Adaptive Source pixel based Prediction for Lossless Intra Coding of H.264 MPEG-4 /AVC
A new prediction for lossless intra coding technique employs source pixel based prediction in contrast to source block based prediction is presented as an enhancement of H.264/MPE...
N. Krishnan, P. Vijayalakshmi, R. K. Selvakumar, S...
DAC
2010
ACM
13 years 11 months ago
Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms
We present a methodology for off-chip memory bandwidth minimization through application-driven L2 cache partitioning in multicore systems. A major challenge with multi-core system...
Chenjie Yu, Peter Petrov
MICRO
2005
IEEE
130views Hardware» more  MICRO 2005»
14 years 1 months ago
Exploiting Vector Parallelism in Software Pipelined Loops
An emerging trend in processor design is the addition of short vector instructions to general-purpose and embedded ISAs. Frequently, these extensions are employed using traditiona...
Samuel Larsen, Rodric M. Rabbah, Saman P. Amarasin...