Sciweavers

1852 search results - page 36 / 371
» Block-level link analysis
Sort
View
DATE
2004
IEEE
134views Hardware» more  DATE 2004»
14 years 1 months ago
Cost-Efficient Block Verification for a UMTS Up-Link Chip-Rate Coprocessor
ASIC designs for future communication applications cannot be simulated exhaustively. Formal Property Checking is a powerful technology to overcome the limitations of current funct...
Klaus Winkelmann, Hans-Joachim Trylus, Dominik Sto...
FSKD
2007
Springer
158views Fuzzy Logic» more  FSKD 2007»
14 years 4 months ago
LET: Towards More Precise Clustering of Search Results
Web users are always distracted by a large number of results returned from search engines. Clustering can efficiently facilitate users’ browsing pages of certain topic. However...
Yi Zhang, Lidong Bing, Yexin Wang, Yan Zhang
SDM
2012
SIAM
282views Data Mining» more  SDM 2012»
12 years 12 days ago
Citation Prediction in Heterogeneous Bibliographic Networks
To reveal information hiding in link space of bibliographical networks, link analysis has been studied from different perspectives in recent years. In this paper, we address a no...
Xiao Yu, Quanquan Gu, Mianwei Zhou, Jiawei Han
ATS
2003
IEEE
87views Hardware» more  ATS 2003»
14 years 3 months ago
March SL: A Test For All Static Linked Memory Faults
The analysis of linked faults has proven to be a source for new memory tests, characterized by an increased fault coverage. The paper gives a set of five new tests to target all ...
Said Hamdioui, Zaid Al-Ars, A. J. van de Goor, Mik...
ICASSP
2008
IEEE
14 years 4 months ago
NeSh: A joint shadowing model for links in a multi-hop network
Accurate analysis and simulation in multi-hop (sensor, ad hoc, and mesh) networks requires accurate representation of physical layer fading processes. Current models either ignore...
Neal Patwari, Piyush Agrawal