56 search results - page 5 / 12 » Chip and PIN is Broken |
DATE
2003
IEEE
14 years 1 months ago
2003
IEEE
We present an innovative protocol processor component that combines wire-speed processing for low-level, and best effort processing for higher-level protocols. The component is a ...
ISCAS
2006
IEEE
14 years 1 months ago
2006
IEEE
Abstract—We describe a neuromorphic chip with a twolayer excitatory-inhibitory recurrent network of spiking neurons that exhibits localized clusters of neural activity. Unlike ot...
ITC
2003
IEEE
14 years 1 months ago
2003
IEEE
Backside light emission and electrical measurements were used to evaluate the susceptibility to latchup of externally cabled I/O pins for a 0.13 µm technology generation [1,2] te...
ISPD
1998
ACM
14 years 2 days ago
1998
ACM
In this paper, we present a performance-driven softmacro clustering and placement method which preserves HDL design hierarchy to guide the soft-macro placement process. We also pr...
ASPDAC
2008
ACM
13 years 9 months ago
2008
ACM
Ball Grid Array packages in which I/O pins are arranged in a grid array pattern realize a number of connections between chips and a printed circuit board, but it takes much time in...