Sciweavers

2468 search results - page 354 / 494
» Collaborative architecture design and evaluation
Sort
View
DAC
2001
ACM
14 years 11 months ago
Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores
Crosstalk effects degrade the integrity of signals traveling on long interconnects and must be addressed during manufacturing testing. External testing for crosstalk is expensive ...
Li Chen, Xiaoliang Bai, Sujit Dey
ASAP
2008
IEEE
96views Hardware» more  ASAP 2008»
14 years 4 months ago
Integer and floating-point constant multipliers for FPGAs
Reconfigurable circuits now have a capacity that allows them to be used as floating-point accelerators. They offer massive parallelism, but also the opportunity to design optimi...
Nicolas Brisebarre, Florent de Dinechin, Jean-Mich...
ICC
2007
IEEE
105views Communications» more  ICC 2007»
14 years 4 months ago
A QoS-Based Scheme for Planning and Dimensioning of Optical Label Switched Networks
— To support the growing demand for transmission, Optical Label Switching (OLS) technology seems to be attractive due to its ability to allow fast switching and Quality of Servic...
Yassine Khlifi, Noureddine Boudriga, Mohammad S. O...
HPCA
2006
IEEE
14 years 4 months ago
Speculative synchronization and thread management for fine granularity threads
Performance of multithreaded programs is heavily influenced by the latencies of the thread management and synchronization operations. Improving these latencies becomes especially...
Alex Gontmakher, Avi Mendelson, Assaf Schuster, Gr...
MEMOCODE
2006
IEEE
14 years 4 months ago
802.11a transmitter: a case study in microarchitectural exploration
Hand-held devices have rigid constraints regarding power dissipation and energy consumption. Whether a new functionality can be supported often depends upon its power requirements...
Nirav Dave, Michael Pellauer, S. Gerding, Arvind