Sciweavers

102 search results - page 15 / 21
» Comparing Software and Hardware Schemes For Reducing the Cos...
Sort
View
ICCD
2006
IEEE
117views Hardware» more  ICCD 2006»
14 years 4 months ago
Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses
— The influence of interconnects on processor performance and cost is becoming increasingly pronounced with technology scaling. In this paper, we present a fast compression sche...
Jiangjiang Liu, Krishnan Sundaresan, Nihar R. Maha...
ICMCS
2005
IEEE
124views Multimedia» more  ICMCS 2005»
14 years 1 months ago
Fast inter frame encoding based on modes pre-decision in H.264
The new video coding standard, H.264 allows motion estimation performing on tree-structured block partitioning and multiple reference frames. This feature improves the prediction ...
Dongming Zhang, Yanfei Shen, Shouxun Lin, Yongdong...
ICCD
2005
IEEE
165views Hardware» more  ICCD 2005»
14 years 4 months ago
Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation
Presently, Architecture Description Languages (ADLs) are widely used to raise the abstraction level of the design space exploration of Application Specific Instruction-set Proces...
Ernst Martin Witte, Anupam Chattopadhyay, Oliver S...
ETT
2006
138views Education» more  ETT 2006»
13 years 7 months ago
Comparison of modified dual queue and EDCA for VoIP over IEEE 802.11 WLAN
The popular IEEE 802.11 WLAN today does not provide any quality-of-service (QoS) because of its contention-based channel access nature of the medium access control (MAC). Therefore...
Jeonggyun Yu, Sunghyun Choi
ICCAD
2009
IEEE
87views Hardware» more  ICCAD 2009»
13 years 5 months ago
Mitigation of intra-array SRAM variability using adaptive voltage architecture
SRAM cell design is driven by the need to satisfy static noise margin, write margin and read current margin (RCM) over all cells in the array in an energy-efficient manner. These ...
Ashish Kumar Singh, Ku He, Constantine Caramanis, ...