Sciweavers

559 search results - page 31 / 112
» Compiling Image Processing Applications to Reconfigurable Ha...
Sort
View
IPPS
1999
IEEE
13 years 12 months ago
An Efficient Implementation Method of Fractal Image Compression on Dynamically Reconfigurable Architecture
Abstract. This paper proposes a method for implementing fractal image compression on dynamically reconfigurable architecture. In the encoding of this compression, metric computatio...
Hidehisa Nagano, Akihiro Matsuura, Akira Nagoya
FPL
2007
Springer
80views Hardware» more  FPL 2007»
14 years 1 months ago
A Temporal Correlation Based Port Combination Methodology for Networks-on-chip on Reconfigurable Systems
A temporal correlation based port combination algorithm that customizes the router design in Network-on-Chip (NoC) is proposed for reconfigurable systems in order to minimize req...
Daihan Wang, Hiroki Matsutani, Michihiro Koibuchi,...
ARC
2006
Springer
157views Hardware» more  ARC 2006»
13 years 11 months ago
PISC: Polymorphic Instruction Set Computers
We introduce a new paradigm in the computer architecture referred to as Polymorphic Instruction Set Computers (PISC). This new paradigm, in difference to RISC/CISC, introduces hard...
Stamatis Vassiliadis, Georgi Kuzmanov, Stephan Won...
ISCA
2000
IEEE
156views Hardware» more  ISCA 2000»
14 years 1 days ago
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit
Reconfigurable hardware has the potential for significant performance improvements by providing support for application−specific operations. We report our experience with Chimae...
Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithv...
DATE
2008
IEEE
91views Hardware» more  DATE 2008»
14 years 2 months ago
Fault Clustering in deep-submicron CMOS Processes
The fraction of ICs that pass all production tests but fail in the application is called the defect level. Defect levels depend on the average number of defects per IC, and also o...
Jan Schat