Sciweavers

1467 search results - page 3 / 294
» Computing with Electronic Nanotechnologies
Sort
View
VLSID
2009
IEEE
223views VLSI» more  VLSID 2009»
14 years 8 months ago
Novel MOS Decoupling Capacitor Optimization Technique for Nanotechnologies
Designing MOS decoupling capacitors (DECAPs) in nanotechnologies provides many challenges due to the existing trade-offs among transient time response behavior, area, and gate lea...
Bardia Bozorgzadeh, Ali Afzali-Kusha
ACMACE
2005
ACM
14 years 1 months ago
Nano-Scape: experiencing aspects of nanotechnology through a magnetic force-feedback interface
In this paper we describe an interactive system called “NanoScape” which we developed in 2001 for the public exhibition „Science + Fiction“ at the Sprengelmuseum in Hannov...
Laurent Mignonneau, Christa Sommerer
DAC
2004
ACM
14 years 8 months ago
Defect tolerant probabilistic design paradigm for nanotechnologies
Recent successes in the development and self-assembly of nanoelectronic devices suggest that the ability to manufacture dense nanofabrics is on the near horizon. However, the trem...
Margarida F. Jacome, Chen He, Gustavo de Veciana, ...
CLUSTER
2007
IEEE
14 years 1 months ago
The challenges and rewards of petascale clusters
-Jul 2 - Santa Clara Conv Ctr - abstracts by 4/30 Asilomar Conference on Signals, Systems, and Computers due by June 1 [more] - Nov 1-4, 2009 - Asilomar Conf Grounds, Pacific Grove...
Mark Seager
VLSID
2006
IEEE
183views VLSI» more  VLSID 2006»
14 years 1 months ago
Design Challenges for High Performance Nano-Technology
This tutorial present the key aspects of design challenges and its solutions that are being experienced in VLSI design in the era of nano technology. The focus will be on design c...
Goutam Debnath, Paul J. Thadikaran