Sciweavers

1602 search results - page 182 / 321
» Database Architectures for New Hardware
Sort
View
ISLPED
2003
ACM
127views Hardware» more  ISLPED 2003»
14 years 2 months ago
Lightweight set buffer: low power data cache for multimedia application
A new architectural technique to reduce power dissipation in data caches is proposed. In multimedia applications, a major portion of data cache accesses hit in the same cache set ...
Jun Yang 0002, Youtao Zhang
ATS
2002
IEEE
101views Hardware» more  ATS 2002»
14 years 1 months ago
An Access Timing Measurement Unit of Embedded Memory
As the deep sub-micron techniques evolving, embedded memories are dominating the yield, while the testing and measurement issues are more difficult due to the access limitations. ...
Shu-Rong Lee, Ming-Jun Hsiao, Tsin-Yuan Chang
ARC
2009
Springer
134views Hardware» more  ARC 2009»
14 years 1 months ago
A HyperTransport 3 Physical Layer Interface for FPGAs
Abstract. This paper presents the very first implementation of a HyperTransport 3 physical layer interface for Field Programmable Gate Arrays. HyperTransport is a low latency, high...
Heiner Litz, Holger Fröning, Ulrich Brün...
MICRO
2000
IEEE
137views Hardware» more  MICRO 2000»
14 years 1 months ago
Relational profiling: enabling thread-level parallelism in virtual machines
Virtual machine service threads can perform many tasks in parallel with program execution such as garbage collection, dynamic compilation, and profile collection and analysis. Har...
Timothy H. Heil, James E. Smith
ECBS
1997
IEEE
118views Hardware» more  ECBS 1997»
14 years 1 months ago
A generic system for interactive real-time animation
We present a new approach to an interactive design and analysis environment for visual languages. The main components, i.e., editor, animator, and interpreter, are introduced. The...
Marita Dücker, Georg Lehrenfeld, Wolfgang M&u...