Sciweavers

110 search results - page 18 / 22
» Design, Implementation, and Performance Evaluation of Flash ...
Sort
View
DAC
2002
ACM
16 years 4 months ago
Software synthesis from synchronous specifications using logic simulation techniques
This paper addresses the problem of automatic generation of implementation software from high-level functional specifications in the context of embedded system on chip designs. So...
Yunjian Jiang, Robert K. Brayton
ISLPED
2003
ACM
122views Hardware» more  ISLPED 2003»
15 years 9 months ago
A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores
Ever shrinking device sizes and innovative micro-architectural and circuit design techniques have made it possible to have multi-million transistor systems running at multi-gigahe...
Venkata Syam P. Rapaka, Diana Marculescu
JCS
2008
119views more  JCS 2008»
15 years 3 months ago
Synthesising verified access control systems through model checking
We present a framework for evaluating and generating access control policies. The framework contains a modelling formalism called RW, which is supported by a model checking tool. ...
Nan Zhang 0003, Mark Ryan, Dimitar P. Guelev
ICDE
2009
IEEE
171views Database» more  ICDE 2009»
15 years 10 months ago
CoTS: A Scalable Framework for Parallelizing Frequency Counting over Data Streams
Applications involving analysis of data streams have gained significant popularity and importance. Frequency counting, frequent elements and top-k queries form a class of operato...
Sudipto Das, Shyam Antony, Divyakant Agrawal, Amr ...
MICRO
2007
IEEE
150views Hardware» more  MICRO 2007»
15 years 10 months ago
Leveraging 3D Technology for Improved Reliability
Aggressive technology scaling over the years has helped improve processor performance but has caused a reduction in processor reliability. Shrinking transistor sizes and lower sup...
Niti Madan, Rajeev Balasubramonian