Sciweavers

529 search results - page 43 / 106
» Design and Test Space Exploration of Transport-Triggered Arc...
Sort
View
ASPLOS
2009
ACM
14 years 3 months ago
Architectural implications of nanoscale integrated sensing and computing
This paper explores the architectural implications of integrating computation and molecular probes to form nanoscale sensor processors (nSP). We show how nSPs may enable new compu...
Constantin Pistol, Christopher Dwyer, Alvin R. Leb...
DAC
2003
ACM
14 years 2 months ago
Test application time and volume compression through seed overlapping
We propose in this paper an extension on the Scan Chain Concealment technique to further reduce test time and volume requirement. The proposed methodology stems from the architect...
Wenjing Rao, Ismet Bayraktaroglu, Alex Orailoglu
DATE
2003
IEEE
145views Hardware» more  DATE 2003»
14 years 2 months ago
Automated Bus Generation for Multiprocessor SoC Design
The performance of a system, especially a multiprocessor system, heavily depends upon the efficiency of its bus architecture. This paper presents a methodology to generate a custo...
Kyeong Keol Ryu, Vincent John Mooney
ICCS
2004
Springer
14 years 2 months ago
Design of Interactive Environment for Numerically Intensive Parallel Linear Algebra Calculations
Problem Solving Environments have a well established position as an essential tool for computational science. We focus our attention in this article on how to provide parallel com...
Piotr Luszczek, Jack Dongarra
ISSS
1999
IEEE
120views Hardware» more  ISSS 1999»
14 years 1 months ago
RTGEN: An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions
Abstract--Reservation Tables (RTs) have long been used to detect conflicts between operations that simultaneously access the same architectural resource. Traditionally, these RTs h...
Peter Grun, Ashok Halambi, Nikil D. Dutt, Alexandr...