Sciweavers

189 search results - page 23 / 38
» Design and implementation of WIRE Diameter
Sort
View
DAC
2002
ACM
14 years 10 months ago
Analysis of power consumption on switch fabrics in network routers
In this paper, we introduce a framework to estimate the power consumption on switch fabrics in network routers. We propose different modeling methodologies for node switches, inte...
Terry Tao Ye, Giovanni De Micheli, Luca Benini
VLSID
2005
IEEE
87views VLSI» more  VLSID 2005»
14 years 10 months ago
Synthesis of Asynchronous Circuits Using Early Data Validity
Interest in asynchronous circuit design is increasing due to its promise of efficient designs. The quiescent nature of asynchronous circuits allows them to remain in a stable stat...
Nitin Gupta, Doug A. Edwards
CHES
2005
Springer
96views Cryptology» more  CHES 2005»
14 years 3 months ago
The "Backend Duplication" Method
Abstract. Several types of logic gates suitable for leakage-proof computations have been put forward [1,2,3,4]. This paper describes a method, called “backend duplication” to a...
Sylvain Guilley, Philippe Hoogvorst, Yves Mathieu,...
ISLPED
2003
ACM
155views Hardware» more  ISLPED 2003»
14 years 3 months ago
Low-power high-level synthesis for FPGA architectures
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
Deming Chen, Jason Cong, Yiping Fan
SIGUCCS
2003
ACM
14 years 3 months ago
The SNet model: access, security and e-services for students
This paper will explore the SNet model that Hunter College of the City University of New York developed and implemented. During the Spring of 2002, CUNY as a central organization ...
Anand Padmanabhan