Sciweavers

2945 search results - page 132 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ISCA
2010
IEEE
192views Hardware» more  ISCA 2010»
15 years 9 months ago
NoHype: virtualized cloud infrastructure without the virtualization
Cloud computing is a disruptive trend that is changing the way we use computers. The key underlying technology in cloud infrastructures is virtualization – so much so that many ...
Eric Keller, Jakub Szefer, Jennifer Rexford, Ruby ...
ISQED
2009
IEEE
70views Hardware» more  ISQED 2009»
15 years 11 months ago
Place and route considerations for voltage interpolated designs
— Voltage interpolation is a promising post fabrication technique for combating the effects of process variations. The benefits of voltage interpolation are well understood. It...
Kevin Brownell, Ali Durlov Khan, David Brooks, Gu-...
DATE
2002
IEEE
158views Hardware» more  DATE 2002»
15 years 9 months ago
Congestion Estimation with Buffer Planning in Floorplan Design
In this paper, we study and implement a routabilitydriven floorplanner with buffer block planning. It evaluates the routability of a floorplan by computing the probability that ...
Wai-Chiu Wong, Chiu-Wing Sham, Evangeline F. Y. Yo...
FPL
2006
Springer
85views Hardware» more  FPL 2006»
15 years 8 months ago
High-Performance and Parameterized Matrix Factorization on FPGAs
FPGAs have become an attractive choice for scientific computing. In this paper, we propose a high performance design for LU decomposition, a key kernel in many scientific and engi...
Ling Zhuo, Viktor K. Prasanna
DATE
2003
IEEE
93views Hardware» more  DATE 2003»
15 years 10 months ago
Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip
Managing the complexity of designing chips containing billions of transistors requires decoupling computation from communication. For the communication, scalable and compositional...
Edwin Rijpkema, Kees G. W. Goossens, Andrei Radule...