Sciweavers

    473 search results - page 5 / 95
    » Dynamic Memory Design for Low Data-Retention Power
    Sort
    View
    DATE
    2007
    IEEE
    172views Hardware» more  DATE 2007»
    DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems
    14 years 1 months ago
    DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems
    Download  www.date-conference.com
    Zhiguo Ge, Weng-Fai Wong, Hock-Beng Lim
    claim paper
    Read More »
    IJPP
    2007
    55views more  IJPP 2007»
    Dynamic Tag Reduction for Low-Power Caches in Embedded Systems with Virtual Memory
    13 years 7 months ago
    Dynamic Tag Reduction for Low-Power Caches in Embedded Systems with Virtual Memory
    Download  www.ece.umd.edu
    Peter Petrov, Alex Orailoglu
    claim paper
    Read More »
    CF
    2011
    ACM
    260views Applied Computing» more  CF 2011»
    Hybrid high-performance low-power and ultra-low energy reliable caches
    12 years 7 months ago
    Hybrid high-performance low-power and ultra-low energy reliable caches
    Download  capinfo.e.ac.upc.edu
    Ubiquitous computing has become a very popular paradigm. The most suitable technological solution for those systems consists of using hybrid processors able to operate at high vol...
    Bojan Maric, Jaume Abella, Francisco J. Cazorla, M...
    claim paper
    Read More »
    ISLPED
    2005
    ACM
    103views Hardware» more  ISLPED 2005»
    A non-uniform cache architecture for low power system design
    14 years 1 months ago
    A non-uniform cache architecture for low power system design
    Download  www.c.csce.kyushu-u.ac.jp
    This paper proposes a non-uniform cache architecture for reducing the power consumption of memory systems. The nonuniform cache allows having different associativity values (i.e.,...
    Tohru Ishihara, Farzan Fallah
    claim paper
    Read More »
    HOTI
    2008
    IEEE
    150views Distributed And Parallel Com...» more  HOTI 2008»
    Low Power Passive Equalizer Design for Computer Memory Links
    14 years 1 months ago
    Low Power Passive Equalizer Design for Computer Memory Links
    Download  cseweb.ucsd.edu
    Several types of low power passive equalizer is proposed and optimized in this work. The equalizer topologies include T-junction, parallel R-C and series R-L structures. These str...
    Ling Zhang, Wenjian Yu, Yulei Zhang, Renshen Wang,...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.