7 search results - page 1 / 2 » Effective Loop Partitioning and Scheduling under Memory and ... |
DATE
2008
IEEE
14 years 5 months ago
2008
IEEE
ÄÓÓÔ× Ö Ø ÑÓ×Ø ÑÔÓÖØ ÒØ × Ø ÓÒ× ÓÖ Ñ ÔÔÐ ¹ Ø ÓÒ׺ ÌÓ Ú Ô Ö ÓÖÑ Ò ¸ ØÛÓ ÐÓÓÔ ØÖ Ò× ÓÖ¹ Ñ Ø ÓÒ Ø Ò ÕÙ × Ö Ó Ø ...
IPPS
2003
IEEE
14 years 4 months ago
2003
IEEE
The accurate modeling of the electronic structure of atoms and molecules involves computationally intensive tensor contractions involving large multi-dimensional arrays. The effi...
DATE
2004
IEEE
14 years 2 months ago
2004
IEEE
Many high-end DSP processors employ both multiple memory banks and heterogeneous register files to improve performance and power consumption. The complexity of such architectures ...
MICRO
2002
IEEE
14 years 3 months ago
2002
IEEE
Clustering is a common technique to overcome the wire delay problem incurred by the evolution of technology. Fully-distributed architectures, where the register file, the functio...
IEEEPACT
2002
IEEE
14 years 3 months ago
2002
IEEE
Many modern embedded processors (esp. DSPs) support partitioned memory banks (also called X-Y memory or dual bank memory) along with parallel load/store instructions to achieve co...