Sciweavers

257 search results - page 34 / 52
» Electronic circuit reliability modeling
Sort
View
ISCAS
2002
IEEE
153views Hardware» more  ISCAS 2002»
14 years 2 months ago
Biological learning modeled in an adaptive floating-gate system
We have implemented an aspect of learning and memory in the nervous system using analog electronics. Using a simple synaptic circuit we realize networks with Hebbian type adaptati...
Christal Gordon, Paul E. Hasler
DAC
2008
ACM
14 years 10 months ago
Parameterized timing analysis with general delay models and arbitrary variation sources
Many recent techniques for timing analysis under variability, in which delay is an explicit function of underlying parameters, may be described as parameterized timing analysis. T...
Khaled R. Heloue, Farid N. Najm
ISLPED
2003
ACM
113views Hardware» more  ISLPED 2003»
14 years 3 months ago
Reducing power density through activity migration
Power dissipation is unevenly distributed in modern microprocessors leading to localized hot spots with significantly greater die temperature than surrounding cooler regions. Exc...
Seongmoo Heo, Kenneth C. Barr, Krste Asanovic
ISQED
2010
IEEE
177views Hardware» more  ISQED 2010»
14 years 4 months ago
Multi-corner, energy-delay optimized, NBTI-aware flip-flop design
With the CMOS transistors being scaled to sub 45nm and lower, Negative Bias Temperature Instability (NBTI) has become a major concern due to its impact on PMOS transistor aging pr...
Hamed Abrishami, Safar Hatami, Massoud Pedram
CORR
2008
Springer
72views Education» more  CORR 2008»
13 years 10 months ago
Channels that Heat Up
This paper considers an additive noise channel where the time-k noise variance is a weighted sum of the squared magnitudes of the previous channel inputs plus a constant. This chan...
Tobias Koch, Amos Lapidoth, Paul-Peter Sotiriadis