Sciweavers

229 search results - page 42 / 46
» Fault-Tolerant Clock Synchronization in CAN
Sort
View
ICPP
1990
IEEE
13 years 11 months ago
Interleaved All-to-All Reliable Broadcast on Meshes and Hypercubes
All-to-all (ATA) reliable broadcast is the problem of reliably distributing information from every node to every other node in point-to-point interconnection networks. A good solut...
Sunggu Lee, Kang G. Shin
TC
2002
13 years 7 months ago
The Timewheel Group Communication System
This paper describes a group communication system called the timewheel group communication system that has been designed for a timed asynchronous distributed system model. The tim...
Shivakant Mishra, Christof Fetzer, Flaviu Cristian
CDC
2010
IEEE
161views Control Systems» more  CDC 2010»
13 years 2 months ago
Circadian system modeling and phase control
Circadian rhythms are biological processes found in all living organisms, from plants to insects to mammals that repeat with a period close to, but not exactly, 24 hours. In the ab...
Jiaxiang Zhang, Andrew Bierman, John T. Wen, Agung...
VLSID
2005
IEEE
87views VLSI» more  VLSID 2005»
14 years 8 months ago
Synthesis of Asynchronous Circuits Using Early Data Validity
Interest in asynchronous circuit design is increasing due to its promise of efficient designs. The quiescent nature of asynchronous circuits allows them to remain in a stable stat...
Nitin Gupta, Doug A. Edwards
ICCAD
2004
IEEE
87views Hardware» more  ICCAD 2004»
14 years 4 months ago
Exploiting level sensitive latches in wire pipelining
Wire pipelining emerges as a new necessity for global wires due to increasing wire delay, shrinking clock period and growing chip size. Existing approaches on wire pipelining are ...
V. Seth, Min Zhao, Jiang Hu