Sciweavers

398 search results - page 25 / 80
» Hardware Reuse at the Behavioral Level
Sort
View
DATE
2008
IEEE
91views Hardware» more  DATE 2008»
14 years 2 months ago
Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation
Transaction Level Modeling (TLM) is an emerging design practice for overcoming increasing design complexity. It aims at simplifying the design flow of embedded systems ning and v...
Nicola Bombieri, Nicola Deganello, Franco Fummi
DATE
2000
IEEE
87views Hardware» more  DATE 2000»
14 years 26 days ago
Test Synthesis for Mixed-Signal SOC Paths
Higher levels of integration, the need for test re-use, and the mixed-signal nature of today’s SOC’s necessitate hierarchical test generation and system level test composition...
Sule Ozev, Ismet Bayraktaroglu, Alex Orailoglu
DAC
2005
ACM
14 years 9 months ago
Incremental exploration of the combined physical and behavioral design space
Achieving design closure is one of the biggest headaches for modern VLSI designers. This problem is exacerbated by high-level design automation tools that ignore increasingly impo...
Zhenyu (Peter) Gu, Jia Wang, Robert P. Dick, Hai Z...
ROBOCUP
2009
Springer
110views Robotics» more  ROBOCUP 2009»
14 years 3 months ago
A Lua-based Behavior Engine for Controlling the Humanoid Robot Nao
The high-level decision making process of an autonomous robot can be seen as an hierarchically organised entity, where strategical decisions are made on the topmost layer, while th...
Tim Niemüller, Alexander Ferrein, Gerhard Lak...
DAC
2007
ACM
14 years 9 months ago
Automatic Verification of External Interrupt Behaviors for Microprocessor Design
Interrupt behaviors, especially the external ones, are difficult to verify in a microprocessor design project in that they involve both interacting hardware and software. This pap...
Fu-Ching Yang, Wen-Kai Huang, Ing-Jer Huang