Sciweavers

172 search results - page 2 / 35
» Hardware Software Interface for Multi-Dimensional Processor ...
Sort
View
DATE
2004
IEEE
141views Hardware» more  DATE 2004»
14 years 1 months ago
Operating System Support for Interface Virtualisation of Reconfigurable Coprocessors
Reconfigurable Systems-on-Chip (SoC) consist of large Field-Programmable Gate-Arrays (FPGAs) and standard processors. The reconfigurable logic can be used for application-specific...
Miljan Vuletic, Ludovic Righetti, Laura Pozzi, Pao...
IPPS
2006
IEEE
14 years 3 months ago
Mapping DSP applications on processor systems with coarse-grain reconfigurable hardware
In this paper, we present performance results from mapping five real-world DSP applications on an embedded system-on-chip that incorporates coarse-grain reconfigurable logic with ...
Michalis D. Galanis, Grigoris Dimitroulakos, Const...
DATE
2008
IEEE
217views Hardware» more  DATE 2008»
14 years 4 months ago
A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software Defined Radio
The Software-Defined Radio (SDR) concept aims to enabling costeffective multi-mode baseband solutions for wireless terminals. However, the growing complexity of new communication ...
Bruno Bougard, Bjorn De Sutter, Sebastien Rabou, D...
FPL
2010
Springer
267views Hardware» more  FPL 2010»
13 years 7 months ago
A Comparison of Hardware Acceleration Interfaces in a Customizable Soft Core Processor
Due to the continuously decreasing cost of FPGAs, they have become a valid implementation platform for SOCs. Typically, a soft core processor implementation is used to execute the ...
Gerald Hempel, Christian Hochberger, Andreas Koch
ICCD
1992
IEEE
124views Hardware» more  ICCD 1992»
14 years 1 months ago
The ETCA Data-Flow Functional Computer for Real-Time Image Processing
This paper presents a data- ow computer, constituted of a large array of data- ow processors and programmed using a functional language, and its application to realtime image proc...
Georges Quénot, Bertrand Zavidovique