Sciweavers

214 search results - page 27 / 43
» Hardware Software Process Migration and RTL Simulation
Sort
View
ASYNC
2002
IEEE
113views Hardware» more  ASYNC 2002»
14 years 28 days ago
A Dual-Mode Synchronous/Asynchronous CORDIC Processor
For application in a software defined radio a CORDIC processor has been developed that can operate both in synchronous and asynchronous mode. Each mode of operation has advantages...
Eckhard Grass, Bodhisatya Sarker, Koushik Maharatn...
DATE
2005
IEEE
144views Hardware» more  DATE 2005»
14 years 1 months ago
Context Sensitive Performance Analysis of Automotive Applications
Accurate timing analysis is key to efficient embedded system synthesis and integration. While industrial control software systems are developed using graphical models, such as Ma...
Jan Staschulat, Rolf Ernst, Andreas Schulze, Fabia...
ASAP
2004
IEEE
123views Hardware» more  ASAP 2004»
13 years 11 months ago
A Packet Scheduling Algorithm for IPSec Multi-Accelerator Based Systems
IPSec is a suite of protocols that adds security to communications at the IP level. Protocols within the IPSec suite make extensive use of cryptographic algorithms. Since these al...
Fabien Castanier, Alberto Ferrante, Vincenzo Piuri
ICES
2003
Springer
111views Hardware» more  ICES 2003»
14 years 1 months ago
Spiking Neural Networks for Reconfigurable POEtic Tissue
Abstract. Vertebrate and most invertebrate organisms interact with their environment through processes of adaptation and learning. Such processes are generally controlled by comple...
Jan Eriksson, Oriol Torres, Andrew Mitchell, Gayle...
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
14 years 2 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...