Sciweavers

3902 search results - page 200 / 781
» Hardware Synthesis from C C Models
Sort
View
GLVLSI
2011
IEEE
351views VLSI» more  GLVLSI 2011»
14 years 7 months ago
Design of low-power multiple constant multiplications using low-complexity minimum depth operations
Existing optimization algorithms for the multiplierless realization of multiple constant multiplications (MCM) typically target the minimization of the number of addition and subt...
Levent Aksoy, Eduardo Costa, Paulo F. Flores, Jos&...
CODES
2007
IEEE
15 years 10 months ago
A data protection unit for NoC-based architectures
Security is gaining increasing relevance in the development of embedded devices. Towards a secure system at each level of design, this paper addresses the security aspects related...
Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic...
CODES
2003
IEEE
15 years 9 months ago
A codesigned on-chip logic minimizer
Boolean logic minimization is traditionally used in logic synthesis tools running on powerful desktop computers. However, logic minimization has recently been proposed for dynamic...
Roman L. Lysecky, Frank Vahid
ICCAD
2001
IEEE
95views Hardware» more  ICCAD 2001»
16 years 28 days ago
On the Signal Bounding Problem in Timing Analysis
In this paper, we study the propagation of slew dependent bounding signals and the corresponding slew problem in static timing analysis. The selection of slew from the latest arri...
Jin-fuw Lee, Daniel L. Ostapko, Jeffery Soreff, C....
117
Voted
DATE
2009
IEEE
88views Hardware» more  DATE 2009»
15 years 10 months ago
Multi-core for mobile phones
—High-end mobile phones support multiple radio standards and a rich suite of applications, which involves advanced radio, audio, video, and graphics processing. The overall digit...
C. H. van Berkel