Sciweavers

419 search results - page 9 / 84
» Heuristic design of property maps
Sort
View
ICCAD
1998
IEEE
153views Hardware» more  ICCAD 1998»
14 years 2 months ago
Intellectual property protection by watermarking combinational logic synthesis solutions
The intellectual property (IP) business model is vulnerable to a number of potentially devastating obstructions, such as misappropriation and intellectual property fraud. We propo...
Darko Kirovski, Yean-Yow Hwang, Miodrag Potkonjak,...
NETGAMES
2003
ACM
14 years 3 months ago
Spatial principles of level-design in multi-player first-person shooters
: This paper outlines the basic spatial principles of level design in multi-player first-person shooters with special reference to Counterstrike, basing itself on experiment, analy...
Christian Güttler, Troels Degn Johansson
TVLSI
2010
13 years 4 months ago
Exploration of Heterogeneous FPGAs for Mapping Linear Projection Designs
In many applications, a reduction of the amount of the original data or a representation of the original data by a small set of variables is often required. Among many techniques, ...
Christos-Savvas Bouganis, Iosifina Pournara, Peter...
GLVLSI
2003
IEEE
130views VLSI» more  GLVLSI 2003»
14 years 3 months ago
Mixing ATPG and property checking for testing HW/SW interfaces
A critical part of the design of HW/SW systems concerns the definition of the HW/SW interface. Such interfaces do not directly map a functionality of the system description, but ...
Alessandro Fin, Franco Fummi, Graziano Pravadelli
DAC
1998
ACM
14 years 10 months ago
Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs
The logic blocks CLBs of a lookup table LUT based FPGA consist of one or more LUTs, possibly of di erent sizes. In this paper, we focus on technology mapping for CLBs with several...
Madhukar R. Korupolu, K. K. Lee, D. F. Wong