Sciweavers

251 search results - page 10 / 51
» Hierarchical Modeling and Simulation of Large Analog Circuit...
Sort
View
ICCAD
1999
IEEE
81views Hardware» more  ICCAD 1999»
13 years 11 months ago
Robust optimization based backtrace method for analog circuits
In this paper, we propose a new robust approach to signal backtrace for efficiently testing embedded analog modules in a large system. The proposed signal backtrace method is form...
Alfred V. Gomes, Abhijit Chatterjee
DATE
1999
IEEE
144views Hardware» more  DATE 1999»
13 years 12 months ago
A Method to Diagnose Faults in Linear Analog Circuits using an Adaptive Tester
This work presents a new diagnosis method for use in an adaptive analog tester. The tester is able to detect faults in any linear circuit by learning a reference behavior in a fir...
Érika F. Cota, Luigi Carro, Marcelo Lubasze...
DAC
1996
ACM
13 years 11 months ago
Design Methodology for Analog High Frequency ICs
This paper presents a methodology suited for high frequency analog IC design. The use of a top-down method with AHDL for circuit designers is proposed. In order to accelerate the ...
Yasunori Miyahara, Yoshimoto Oumi, Seijiro Moriyam...
IWANN
1995
Springer
13 years 11 months ago
Test Pattern Generation for Analog Circuits Using Neural Networks and Evolutive Algorithms
This paper presents a comparative analysis of neural networks, simulated annealing, and genetic algorithms in the determination of input patterns for testing analog circuits. The ...
José Luis Bernier, Juan J. Merelo Guerv&oac...
ICCAD
2004
IEEE
80views Hardware» more  ICCAD 2004»
14 years 4 months ago
Techniques for improving the accuracy of geometric-programming based analog circuit design optimization
We present techniques for improving the accuracy of geometric-programming (GP) based analog circuit design optimization. We describe major sources of discrepancies between the res...
Jintae Kim, Jaeseo Lee, Lieven Vandenberghe