38 search results - page 4 / 8 » High-level test synthesis for delay fault testability |
128
click to vote
VLSID
1995
IEEE
15 years 9 months ago
1995
IEEE
In this paper, we present methods for synthesizing multi-level asynchronous circuits to be both hazard-free
149
Voted
ATS
2005
IEEE
15 years 11 months ago
2005
IEEE
In this paper, we propose an oscillation-based test methodology for sequential testing. This approach provides many advantages over traditional methods. (1) It is at-speed testing...
181
click to vote
ITC
1994
IEEE
15 years 10 months ago
1994
IEEE
Previous approaches to designing random pattern testable circuits use post-synthesis test point insertion to eliminate random pattern resistant (r.p.r.) faults. The approach taken...
155
click to vote
ITC
1998
IEEE
15 years 10 months ago
1998
IEEE
This paper presents a logic synthesis tool called BETSY (BIST Environment Testable Synthesis) for synthesizing circuits that achieve complete (100%)fault coverage in a user specif...
159
click to vote
ETS
2006
IEEE
15 years 12 months ago
2006
IEEE
BIST is an attractive approach to detect delay faults due to its inherent support for at-speed test. Deterministic logic BIST (DLBIST) is a technique which was successfully applie...