Sciweavers

857 search results - page 132 / 172
» Implementing a STARI chip
Sort
View
ISQED
2008
IEEE
150views Hardware» more  ISQED 2008»
14 years 2 months ago
Fundamental Data Retention Limits in SRAM Standby Experimental Results
SRAM leakage power dominates the total power of low duty-cycle applications, e.g., sensor nodes. Accordingly, leakage power reduction during data-retention in SRAM standby is ofte...
Animesh Kumar, Huifang Qin, Prakash Ishwar, Jan M....
MICRO
2008
IEEE
106views Hardware» more  MICRO 2008»
14 years 2 months ago
EVAL: Utilizing processors with variation-induced timing errors
Parameter variation in integrated circuits causes sections of a chip to be slower than others. If, to prevent any resulting timing errors, we design processors for worst-case para...
Smruti R. Sarangi, Brian Greskamp, Abhishek Tiwari...
CODES
2007
IEEE
14 years 2 months ago
Performance analysis and design space exploration for high-end biomedical applications: challenges and solutions
High-end biomedical applications are a good target for specificpurpose system-on-chip (SoC) implementations. Human heart electrocardiogram (ECG) real-time monitoring and analysis ...
Iyad Al Khatib, Davide Bertozzi, Axel Jantsch, Luc...
DDECS
2007
IEEE
105views Hardware» more  DDECS 2007»
14 years 2 months ago
Layout to Logic Defect Analysis for Hierarchical Test Generation
- As shown by previous studies, shorts between the interconnect wires should be considered as the predominant cause of failures in CMOS circuits. Fault models and tools for targeti...
Maksim Jenihhin, Jaan Raik, Raimund Ubar, Witold A...
FBIT
2007
IEEE
14 years 2 months ago
A Neurostimulator Design for Long-term Animal Experiments
This article reports on a neural prosthesis stimulation system for long-term use in animal electrical stimulation experiments. The presented system consists of an implantable stim...
Jingai Zhou, Se Joon Woo, Se Ik Park, Seung Woo Le...