Sciweavers

315 search results - page 14 / 63
» Improving Performance by Branch Reordering
Sort
View
ICCD
2002
IEEE
132views Hardware» more  ICCD 2002»
14 years 5 months ago
Applying Decay Strategies to Branch Predictors for Leakage Energy Savings
With technology advancing toward deep submicron, leakage energy is of increasing concern, especially for large onchip array structures such as caches and branch predictors. Recent...
Zhigang Hu, Philo Juang, Kevin Skadron, Douglas W....
PLDI
2003
ACM
14 years 1 months ago
Compile-time composition of run-time data and iteration reorderings
Many important applications, such as those using sparse data structures, have memory reference patterns that are unknown at compile-time. Prior work has developed runtime reorderi...
Michelle Mills Strout, Larry Carter, Jeanne Ferran...
OSN
2011
13 years 3 months ago
Performance modeling of HS-RR-TCP over load-balanced optical burst-switched (OBS) networks
TCP-over-OBS is a promising transport paradigm to support next-generation Internet. It is well-known that loadbalanced routing generally improves loss performance over OBS. We ide...
Neal Charbonneau, Vinod Vokkarane
IEEEPACT
2000
IEEE
14 years 1 months ago
Dynamic Branch Prediction for a VLIW Processor
This paper describes the design of a dynamic branchpredictorfor a VLIW processor. The developed branch predictor predicts the direction of a branch, i.e., taken or not taken, and ...
Jan Hoogerbrugge
HPCA
2003
IEEE
14 years 9 months ago
Power-Aware Control Speculation through Selective Throttling
With the constant advances in technology that lead to the increasing of the transistor count and processor frequency, power dissipation is becoming one of the major issues in high...
Juan L. Aragón, José González...