Sciweavers

816 search results - page 37 / 164
» Interconnect design methods for memory design
Sort
View
DATE
2008
IEEE
129views Hardware» more  DATE 2008»
14 years 2 months ago
Memory Technology for Extended Large-Scale Integration in Future Electronics Applications
Extending 2-D planar topologies in integrated circuits (ICs) to a 3-D implementation has the obvious benefits of reducing the overall footprint and average interconnection length,...
Dinesh Pamunuwa
HPCA
2003
IEEE
14 years 8 months ago
Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters
A challenging issue in today's server systems is to transparently deal with failures and application-imposed requirements for continuous operation. In this paper we address t...
Rosalia Christodoulopoulou, Reza Azimi, Angelos Bi...
DATE
2007
IEEE
124views Hardware» more  DATE 2007»
14 years 2 months ago
Worst-case design and margin for embedded SRAM
An important aspect of Design for Yield for embedded SRAM is identifying the expected worst case behavior in order to guarantee that sufficient design margin is present. Previousl...
Robert C. Aitken, Sachin Idgunji
HIPEAC
2010
Springer
13 years 9 months ago
Improving Performance by Reducing Aborts in Hardware Transactional Memory
The optimistic nature of Transactional Memory (TM) systems can lead to the concurrent execution of transactions that are later found to conflict. Conflicts degrade scalability, a...
Mohammad Ansari, Behram Khan, Mikel Luján, ...
IADIS
2004
13 years 9 months ago
Memory inspector: a data representation tutorial
This paper describes Memory Inspector, an interactive web-based tutorial on data storage types and an alternative method for teaching these concepts. Memory Inspector was designed...
Joaquin Vila, Barbara Beccue