Sciweavers

108 search results - page 14 / 22
» Introspective 3D chips
Sort
View
3DIC
2009
IEEE
263views Hardware» more  3DIC 2009»
15 years 7 months ago
3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Abstract— Networks-on-chip (NoC) is emerging as a key onchip communication architecture for multiprocessor systemson-chip (MPSoC). In traditional electronic NoCs, high bandwidth ...
Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwa...
129
Voted
ISCA
2008
IEEE
188views Hardware» more  ISCA 2008»
15 years 10 months ago
MIRA: A Multi-layered On-Chip Interconnect Router Architecture
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
Dongkook Park, Soumya Eachempati, Reetuparna Das, ...
131
Voted
HIPEAC
2010
Springer
16 years 22 days ago
Maestro: Orchestrating Lifetime Reliability in Chip Multiprocessors
As CMOS feature sizes venture deep into the nanometer regime, wearout mechanisms including negative-bias temperature instability and timedependent dielectric breakdown can severely...
Shuguang Feng, Shantanu Gupta, Amin Ansari, Scott ...
97
Voted
ASPDAC
2004
ACM
132views Hardware» more  ASPDAC 2004»
15 years 9 months ago
A low-power graphics LSI integrating 29Mb embedded DRAM for mobile multimedia applications
– A low-power graphics LSI is designed and implemented for mobile multimedia applications. The LSI contains a 32bit RISC processor with enhanced MAC, a 3D rendering engine, progr...
Ramchan Woo, Sungdae Choi, Ju-Ho Sohn, Seong-Jun S...
129
Voted
DAC
2011
ACM
14 years 3 months ago
Non-uniform micro-channel design for stacked 3D-ICs
Micro-channel cooling shows great potential in removing high density heat in 3D circuits. The current micro-channel heat sink designs spread the entire surface to be cooled with m...
Bing Shi, Ankur Srivastava, Peng Wang