Sciweavers

55 search results - page 9 / 11
» Lithography Driven Layout Design
Sort
View
DAC
2001
ACM
14 years 11 months ago
Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping
In this paper, we study the problem of performance-driven multi-level circuit clustering with application to hierarchical FPGA designs. We first show that the performance-driven m...
Jason Cong, Michail Romesis
ISQED
2005
IEEE
84views Hardware» more  ISQED 2005»
14 years 4 months ago
Performance Driven OPC for Mask Cost Reduction
With continued aggressive process scaling in the subwavelength lithographic regime, resolution enhancement techniques (RETs) such as optical proximity correction (OPC) are an inte...
Puneet Gupta, Andrew B. Kahng, Dennis Sylvester, J...
DATE
2008
IEEE
117views Hardware» more  DATE 2008»
14 years 5 months ago
A Scalable Algorithmic Framework for Row-Based Power-Gating
Leakage power is a serious concern in nanometer CMOS technologies. In this paper we focus on leakage reduction through automatic insertion of sleep transistors for power gating in...
Ashoka Visweswara Sathanur, Antonio Pullini, Luca ...
DATE
2008
IEEE
139views Hardware» more  DATE 2008»
14 years 5 months ago
Scan Chain Organization for Embedded Diagnosis
Keeping diagnostic resolution as high as possible while maximizing the compaction ratio is subject to research since the advent of embedded test. In this paper, we present a novel...
Melanie Elm, Hans-Joachim Wunderlich
DOCENG
2008
ACM
14 years 19 days ago
An exploratory mapping strategy for web-driven magazines
"There will always (I hope) be print books, but just as the advent of photography changed the role of painting or film changed the role of theater in our culture, electronic ...
Fabio Giannetti