Sciweavers

1010 search results - page 86 / 202
» Logics for Contravariant Simulations
Sort
View
SIGSOFT
2010
ACM
13 years 2 months ago
RT-simex: retro-analysis of execution traces
This presentation demonstrates the early results from the French ANR project RT-Simex. RT-Simex proposes a set of tools to analyze timing of parallel embedded code and trace the s...
Julien DeAntoni, Frédéric Mallet, Fr...
ICCD
2008
IEEE
165views Hardware» more  ICCD 2008»
14 years 5 months ago
Analysis and minimization of practical energy in 45nm subthreshold logic circuits
Abstract— Over the last decade, the design of ultra-lowpower digital circuits in subthreshold regime has been driven by the quest for minimum energy per operation. In this contri...
David Bol, Renaud Ambroise, Denis Flandre, Jean-Di...
ICCD
2007
IEEE
120views Hardware» more  ICCD 2007»
14 years 5 months ago
Statistical timing analysis using Kernel smoothing
We have developed a new statistical timing analysis approach that does not impose any assumptions on the nature of manufacturing variability and takes into account an arbitrary mo...
Jennifer L. Wong, Azadeh Davoodi, Vishal Khandelwa...
WSC
1998
13 years 9 months ago
SDI INDUSTRY: An Extend-based Tool for Continuous and High-Speed Manufacturing
Continuous or high-speed manufacturing equipment is an integral part of the food and beverage, pharmaceutical, and consumer products industries. For many years, these industries h...
Andrew J. Siprelle, Richard A. Phelps, M. Michelle...
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
14 years 16 days ago
Circuits for wide-window superscalar processors
Our program benchmarks and simulations of novel circuits indicate that large-window processors are feasible. Using our redesigned superscalar components, a large-window processor ...
Dana S. Henry, Bradley C. Kuszmaul, Gabriel H. Loh...