Sciweavers

1307 search results - page 131 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 11 months ago
Security-Driven Exploration of Cryptography in DSP Cores
With the popularity of wireless communication devices a new important dimension of embedded systems design has arisen, that of security. This paper presents for the first time des...
Catherine H. Gebotys
FPL
2001
Springer
88views Hardware» more  FPL 2001»
15 years 10 months ago
FPGA-Based Discrete Wavelet Transforms System
Although FPGA technology offers the potential of designing high performance systems at low cost, its programming model is prohibitively low level. To allow a novice signal/image pr...
Mokhtar Nibouche, Ahmed Bouridane, Fionn Murtagh, ...
DATE
2008
IEEE
75views Hardware» more  DATE 2008»
16 years 21 days ago
A low-cost concurrent error detection technique for processor control logic
This paper presents a concurrent error detection technique targeted towards control logic in a processor with emphasis on low area overhead. Rather than detect all modeled transie...
Ramtilak Vemu, Abhijit Jas, Jacob A. Abraham, Srin...
GLVLSI
2005
IEEE
124views VLSI» more  GLVLSI 2005»
15 years 12 months ago
A first look at the interplay of code reordering and configurable caches
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt
172
Voted
MICRO
1997
IEEE
139views Hardware» more  MICRO 1997»
15 years 10 months ago
The Filter Cache: An Energy Efficient Memory Structure
Most modern microprocessors employ one or two levels of on-chip caches in order to improve performance. These caches are typically implemented with static RAM cells and often occu...
Johnson Kin, Munish Gupta, William H. Mangione-Smi...