Sciweavers

1307 search results - page 78 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
ISCAS
2006
IEEE
163views Hardware» more  ISCAS 2006»
14 years 1 months ago
ASIC hardware implementation of the IDEA NXT encryption algorithm
— Symmetric-key block ciphers are often used to provide data confidentiality with low complexity, especially in the case of dedicated hardware implementations. IDEA NXT is a nov...
Marco Macchetti, Wenyu Chen
ITC
2003
IEEE
156views Hardware» more  ITC 2003»
14 years 1 months ago
A High Precision IDDQ Measurement System With Improved Dynamic Load Regulation
This paper describes a system for performing high precision IDDQ measurement of CMOS ICs having a large peak current during operation. Although the measurement rate is at a low sp...
Nobuhiro Sato, Yoshihiro Hashimoto
ASPDAC
2007
ACM
88views Hardware» more  ASPDAC 2007»
13 years 11 months ago
Voltage Island Generation under Performance Requirement for SoC Designs
Using multiple supply voltages on a SoC design is an efficient way to achieve low power. However, it may lead to a complex power network and a huge number of level shifters if we j...
Wai-Kei Mak, Jr-Wei Chen
ISVLSI
2002
IEEE
174views VLSI» more  ISVLSI 2002»
14 years 19 days ago
Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits
With technology scaling, power supply and threshold voltage continue to decrease to satisfy high performance and low power requirements. In the past, subthreshold CMOS circuits ha...
Alice Wang, Anantha Chandrakasan, Stephen V. Koson...
VLSID
1999
IEEE
139views VLSI» more  VLSID 1999»
13 years 12 months ago
Processor Modeling for Hardware Software Codesign
In hardware - software codesign paradigm often a performance estimation of the system is needed for hardware - software partitioning. The tremendous growth of application specific...
V. Rajesh, Rajat Moona