Sciweavers

3799 search results - page 94 / 760
» Low Power or High Performance
Sort
View
146
Voted
ISLPED
2007
ACM
94views Hardware» more  ISLPED 2007»
15 years 5 months ago
Design of an efficient power delivery network in an soc to enable dynamic power management
Dynamic voltage scaling (DVS) is known to be one of the most efficient techniques for power reduction of integrated circuits. Efficient low voltage DC-DC conversion is a key enabl...
Behnam Amelifard, Massoud Pedram
ISCA
2009
IEEE
239views Hardware» more  ISCA 2009»
15 years 10 months ago
Scalable high performance main memory system using phase-change memory technology
The memory subsystem accounts for a significant cost and power budget of a computer system. Current DRAM-based main memory systems are starting to hit the power and cost limit. A...
Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, Ju...
ISQED
2007
IEEE
136views Hardware» more  ISQED 2007»
15 years 10 months ago
Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS
Straining of silicon improves mobility of carriers resulting in speed enhancement for transistors in CMOS technology. Traditionally, silicon straining is applied in a similar ad-h...
Rajani Kuchipudi, Hamid Mahmoodi
ASPDAC
2005
ACM
104views Hardware» more  ASPDAC 2005»
15 years 6 months ago
Low-power techniques for network security processors
Abstract— In this paper, we present several techniques for lowpower design, including a descriptor-based low-power scheduling algorithm, design of dynamic voltage generator, and ...
Yi-Ping You, Chun-Yen Tseng, Yu-Hui Huang, Po-Chiu...
MEDIAFORENSICS
2010
15 years 5 months ago
Fast identification of highly distorted images
In this paper, we consider a low complexity identification system for highly distorted images. The performance of the proposed identification system is analyzed based on the avera...
Taras Holotyak, Sviatoslav Voloshynovskiy, Fokko B...