1004 search results - page 20 / 201 » Low power methodology and design techniques for processor de... |
ASAP
2009
IEEE
14 years 5 months ago
2009
IEEE
The advent of the mobile age has heavily changed the requirements of today’s communication devices. Data transmission over interference-prone wireless channels requires addition...
ISCA
2000
IEEE
14 years 25 days ago
2000
IEEE
As microprocessors continue to evolve, many optimizations reach a point of diminishing returns. We introduce HLS, a hybrid processor simulator which uses statistical models and sy...
DATE
1999
IEEE
14 years 23 days ago
1999
IEEE
In this paper, we consider the problem of maximizing the battery life (or duration of service) in battery-powered CMOS circuits. We first show that the battery efficiency (or utili...
ASPDAC
2000
ACM
14 years 25 days ago
2000
ACM
Abstract— Clock-gating techniques are very effective in the reduction of the switching activity in sequential logic circuits. In particular, recent work has shown that significa...
ISCAS
2006
IEEE
14 years 2 months ago
2006
IEEE
Extremely low power consumption is the critical constraint for designing implantable neural decoders that inter- Desired face directly with the nervous system. Typically a system w...