Sciweavers

552 search results - page 70 / 111
» Low power techniques for Motion Estimation hardware
Sort
View
ESWA
2006
105views more  ESWA 2006»
15 years 5 months ago
Predicting box-office success of motion pictures with neural networks
Predicting box-office receipts of a particular motion picture has intrigued many scholars and industry leaders as a difficult and challenging problem. In this study, the use of ne...
Ramesh Sharda, Dursun Delen
DATE
2006
IEEE
113views Hardware» more  DATE 2006»
15 years 12 months ago
Automatic ADL-based operand isolation for embedded processors
Cutting-edge applications of future embedded systems demand highest processor performance with low power consumption to get acceptable battery-life times. Therefore, low power opt...
Anupam Chattopadhyay, B. Geukes, David Kammler, Er...
MICRO
2002
IEEE
117views Hardware» more  MICRO 2002»
15 years 5 months ago
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction
On-chip caches represent a sizeable fraction of the total power consumption of microprocessors. Although large caches can significantly improve performance, they have the potentia...
Nam Sung Kim, Krisztián Flautner, David Bla...
DAC
2002
ACM
16 years 6 months ago
Analysis of power consumption on switch fabrics in network routers
In this paper, we introduce a framework to estimate the power consumption on switch fabrics in network routers. We propose different modeling methodologies for node switches, inte...
Terry Tao Ye, Giovanni De Micheli, Luca Benini
MICRO
2009
IEEE
148views Hardware» more  MICRO 2009»
16 years 14 days ago
Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance
The phase-change random access memory (PRAM) technology is fast maturing to production levels. Main advantages of PRAM are non-volatility, byte addressability, in-place programmab...
Sangyeun Cho, Hyunjin Lee