Sciweavers

43 search results - page 8 / 9
» Macro 2
Sort
View
VLSID
2008
IEEE
122views VLSI» more  VLSID 2008»
14 years 1 months ago
Implementing the Best Processor Cores
It is well-known that varying architectural, technological and implementation aspects of embedded microprocessors, such as ARM, can produce widely differing performance and power ...
Vamsi Boppana, Rahoul Varma, S. Balajee
MICRO
2007
IEEE
164views Hardware» more  MICRO 2007»
14 years 1 months ago
A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs
The emergence of multicore processors has heightened the need for effective parallel programming practices. In addition to writing new parallel programs, the next generation of pr...
William Thies, Vikram Chandrasekhar, Saman P. Amar...
ASPDAC
2006
ACM
116views Hardware» more  ASPDAC 2006»
14 years 1 months ago
A robust detailed placement for mixed-size IC designs
— The rapid increase in IC design complexity and wide-spread use of intellectual-property (IP) blocks have made the so-called mixed-size placement a very important topic in recen...
Jason Cong, Min Xie
ICWE
2010
Springer
14 years 7 days ago
A Visual Tool for Rapid Integration of Enterprise Software Applications
: © A visual tool for rapid integration of enterprise software applications Inbal Marhaim, Eli Mordechai, Claudio Bartolini, Ruth Bergman, Oren Ariel, Christopher Peltz HP Laborat...
Inbal Marhaim, Eli Mordechai, Claudio Bartolini, R...
GLVLSI
2009
IEEE
170views VLSI» more  GLVLSI 2009»
13 years 11 months ago
Physical unclonable function and true random number generator: a compact and scalable implementation
Physical Unclonable Functions (PUF) and True Random Number Generators (TRNG) are two very useful components in secure system design. PUFs can be used to extract chip-unique signat...
Abhranil Maiti, Raghunandan Nagesh, Anand Reddy, P...