Sciweavers

4396 search results - page 13 / 880
» Measuring the Architecture Design Process
Sort
View
ICCAD
2008
IEEE
129views Hardware» more  ICCAD 2008»
14 years 4 months ago
Path-RO: a novel on-chip critical path delay measurement under process variations
— As technology scales to 45nm and below, process variations will present significant impact on path delay. This trend makes the deviation between simulated path delay and actua...
Xiaoxiao Wang, Mohammad Tehranipoor, Ramyanshu Dat...
ICCAD
2005
IEEE
100views Hardware» more  ICCAD 2005»
14 years 6 months ago
Performance-centering optimization for system-level analog design exploration
In this paper we propose a novel analog design optimization methodology to address two key aspects of top-down system-level design: (1) how to optimally compare and select analog ...
Xin Li, Jian Wang, Lawrence T. Pileggi, Tun-Shih C...
SIGMOD
2007
ACM
150views Database» more  SIGMOD 2007»
14 years 10 months ago
System design issues in sensor databases
In-network sensor query processing systems (ISQPs), or sensor databases, have been developed to acquire, process and aggregate data from wireless sensor networks (WSNs). Because W...
Qiong Luo, Hejun Wu
DAC
2006
ACM
14 years 3 months ago
Energy-scalable OFDM transmitter design and control
Orthogonal Frequency Division Multiplexing (OFDM) is the modulation of choice for broadband wireless communications. Unfortunately, it comes at the cost of a very low energy effic...
Björn Debaillie, Bruno Bougard, Gregory Lenoi...
FPGA
2009
ACM
343views FPGA» more  FPGA 2009»
14 years 4 months ago
Fpga-based face detection system using Haar classifiers
This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
Junguk Cho, Shahnam Mirzaei, Jason Oberg, Ryan Kas...