Sciweavers

3202 search results - page 46 / 641
» Memory access scheduling
Sort
View
120
Voted
VTS
2002
IEEE
113views Hardware» more  VTS 2002»
15 years 7 months ago
Testing Static and Dynamic Faults in Random Access Memories
The ever increasing trend to reduce DPM levels of memories requires tests with very high fault coverages. The very important class of dynamic fault, therefore cannot be ignored an...
Said Hamdioui, Zaid Al-Ars, A. J. van de Goor
TPDS
2002
53views more  TPDS 2002»
15 years 2 months ago
Optimal Tree Access by Elementary and Composite Templates in Parallel Memory Systems
Vincenzo Auletta, Sajal K. Das, Amelia De Vivo, Ma...
DATE
2006
IEEE
112views Hardware» more  DATE 2006»
15 years 8 months ago
Automating processor customisation: optimised memory access and resource sharing
We propose a novel methodology to generate Application Specific Instruction Processors (ASIPs) including custom instructions. Our implementation balances performance and area req...
Robert G. Dimond, Oskar Mencer, Wayne Luk
ISSS
1999
IEEE
109views Hardware» more  ISSS 1999»
15 years 7 months ago
Loop Alignment for Memory Accesses Optimization
Portable or embedded systems allow more and more complex applications like multimedia today. These applications and submicronic technologies have made the power consumption criter...
Antoine Fraboulet, Guillaume Huard, Anne Mignotte
115
Voted
VLSID
2009
IEEE
119views VLSI» more  VLSID 2009»
16 years 3 months ago
Single Ended Static Random Access Memory for Low-Vdd, High-Speed Embedded Systems
Abstract-- Single-ended static random access memory (SESRAM) is well known for their tremendous potential of low active power and leakage dissipations. In this paper, we present a ...
Jawar Singh, Jimson Mathew, Saraju P. Mohanty, Dhi...