Sciweavers

130 search results - page 13 / 26
» Migration in Single Chip Multiprocessors
Sort
View
ISCA
1998
IEEE
139views Hardware» more  ISCA 1998»
13 years 12 months ago
Simultaneous Multithreading: Maximizing On-Chip Parallelism
This paper examines simultaneous multithreading, a technique permitting several independent threads to issue instructions to a superscalar's multiple functional units in a si...
Dean M. Tullsen, Susan J. Eggers, Henry M. Levy
JPDC
2010
181views more  JPDC 2010»
13 years 6 months ago
T-L plane-based real-time scheduling for homogeneous multiprocessors
We consider optimal real-time scheduling of periodic tasks on multiprocessors—i.e., satisfying all task deadlines, when the total utilization demand does not exceed the ion capa...
Hyeonjoong Cho, Binoy Ravindran, E. Douglas Jensen
DATE
2005
IEEE
111views Hardware» more  DATE 2005»
13 years 9 months ago
Simultaneous Partitioning and Frequency Assignment for On-Chip Bus Architectures
In this paper, we provide a methodology to perform both bus partitioning and bus frequency assignment to each of the bus segment simultaneously while optimizing both power consump...
Suresh Srinivasan, Lin Li, Narayanan Vijaykrishnan
DATE
2004
IEEE
173views Hardware» more  DATE 2004»
13 years 11 months ago
Supporting Cache Coherence in Heterogeneous Multiprocessor Systems
In embedded system-on-a-chip (SoC) applications, the need for integrating heterogeneous processors in a single chip is increasing. An important issue in integrating heterogeneous ...
Taeweon Suh, Douglas M. Blough, Hsien-Hsin S. Lee
CF
2006
ACM
14 years 1 months ago
Dynamic thread assignment on heterogeneous multiprocessor architectures
In a multi-programmed computing environment, threads of execution exhibit different runtime characteristics and hardware resource requirements. Not only do the behaviors of distin...
Michela Becchi, Patrick Crowley