Sciweavers

262 search results - page 44 / 53
» Mnemosyne: Designing and Implementing Network Short-Term Mem...
Sort
View
SAC
2009
ACM
15 years 10 months ago
Fast networking with socket-outsourcing in hosted virtual machine environments
This paper proposes a novel method of achieving fast networking in hosted virtual machine (VM) environments. This method, called socket-outsourcing, replaces the socket layer in a...
Hideki Eiraku, Yasushi Shinjo, Calton Pu, Younggyu...
NOCS
2009
IEEE
16 years 8 days ago
A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network
This paper presents a many-core heterogeneous computational platform that employs a GALS compatible circuit-switched on-chip network. The platform targets streaming DSP and embedd...
Anh T. Tran, Dean Truong, Bevan M. Baas
HOTI
2008
IEEE
16 years 17 hour ago
Network Processing on an SPE Core in Cell Broadband Engine
Cell Broadband EngineTM is a multi-core system on a chip and is composed of a general-purpose Power Processing Element (PPE) and eight Synergistic Processing Elements (SPEs). Its ...
Yuji Kawamura, Takeshi Yamazaki, Hiroshi Kyusojin,...
ISCA
2007
IEEE
110views Hardware» more  ISCA 2007»
15 years 12 months ago
Late-binding: enabling unordered load-store queues
Conventional load/store queues (LSQs) are an impediment to both power-efficient execution in superscalar processors and scaling to large-window designs. In this paper, we propose...
Simha Sethumadhavan, Franziska Roesner, Joel S. Em...
111
Voted
MICRO
2006
IEEE
105views Hardware» more  MICRO 2006»
15 years 11 months ago
Distributed Microarchitectural Protocols in the TRIPS Prototype Processor
Growing on-chip wire delays will cause many future microarchitectures to be distributed, in which hardware resources within a single processor become nodes on one or more switched...
Karthikeyan Sankaralingam, Ramadass Nagarajan, Rob...