Sciweavers

669 search results - page 127 / 134
» Modeling Dynamic Architectures Using Nets-Within-Nets
Sort
View
CF
2009
ACM
14 years 1 months ago
A light-weight fairness mechanism for chip multiprocessor memory systems
Chip Multiprocessor (CMP) memory systems suffer from the effects of destructive thread interference. This interference reduces performance predictability because it depends heavil...
Magnus Jahre, Lasse Natvig
IPSN
2004
Springer
14 years 22 days ago
Lattice sensor networks: capacity limits, optimal routing and robustness to failures
We study network capacity limits and optimal routing algorithms for regular sensor networks, namely, square and torus grid sensor networks, in both, the static case (no node failu...
Guillermo Barrenechea, Baltasar Beferull-Lozano, M...
VISUALIZATION
2005
IEEE
14 years 28 days ago
Volume rendering of smoke propagation CFD data
The evacuation of buildings in the event of a fire requires careful planning of ventilation and evacuation routes during early architectural design stages. Different designs are ...
Oliver Staubli, Christian Sigg, Ronald Peikert, Ma...
MHCI
2004
Springer
14 years 22 days ago
Mobile Context Aware Systems: The Intelligence to Support Tasks and Effectively Utilise Resources
: The complex usage of mobile devices coupled with their limited resources in terms of display and processing suggests that being able to understand the context of the user would b...
Russell Beale, Peter Lonsdale
ISCA
2000
IEEE
93views Hardware» more  ISCA 2000»
13 years 11 months ago
Reconfigurable caches and their application to media processing
High performance general-purpose processors are increasingly being used for a variety of application domains scienti c, engineering, databases, and more recently, media processing...
Parthasarathy Ranganathan, Sarita V. Adve, Norman ...