Sciweavers

366 search results - page 62 / 74
» Optimizing the Evaluation of XPath Using Description Logics
Sort
View
ISCA
2003
IEEE
144views Hardware» more  ISCA 2003»
14 years 1 months ago
Half-Price Architecture
Current-generation microprocessors are designed to process instructions with one and two source operands at equal cost. Handling two source operands requires multiple ports for ea...
Ilhyun Kim, Mikko H. Lipasti
ICCAD
2004
IEEE
111views Hardware» more  ICCAD 2004»
14 years 5 months ago
A new incremental placement algorithm and its application to congestion-aware divisor extraction
— This paper presents two contributions. The first is an incremental placement algorithm for placement-aware logic synthesis along with a proof of optimality. The algorithm can ...
Satrajit Chatterjee, Robert K. Brayton
PEPM
2009
ACM
14 years 5 months ago
Program transformation for numerical precision
This article introduces a new program transformation in order to enhance the numerical accuracy of floating-point computations. We consider that a program would return an exact r...
Matthieu Martel
PODS
2002
ACM
138views Database» more  PODS 2002»
14 years 8 months ago
Fast Algorithms For Hierarchical Range Histogram Construction
Data Warehousing and OLAPapplications typically view data as having multiple logical dimensions e.g., product, location with natural hierarchies de ned on each dimension. OLAP que...
Sudipto Guha, Nick Koudas, Divesh Srivastava
DAC
2005
ACM
14 years 9 months ago
Device and architecture co-optimization for FPGA power reduction
Device optimization considering supply voltage Vdd and threshold voltage Vt tuning does not increase chip area but has a great impact on power and performance in the nanometer tec...
Lerong Cheng, Phoebe Wong, Fei Li, Yan Lin, Lei He