1990 search results - page 38 / 398 » Optimizing the Instruction Cache Performance of the Operatin... |
GLVLSI
2010
IEEE
14 years 22 days ago
2010
IEEE
On-chip memory organization is one of the most important aspects that can influence the overall system behavior in multiprocessor systems. Following the trend set by high-perform...
SAC
2009
ACM
14 years 2 months ago
2009
ACM
File systems make use of part of DRAM as the buffer cache to enhance its performance in traditional systems. In this paper, we consider the use of Non-Volatile RAM (NVRAM) as a w...
LCTRTS
2005
Springer
14 years 1 months ago
2005
Springer
Short vector (SIMD) instructions are useful in signal processing, multimedia, and scientific applications. They offer higher performance, lower energy consumption, and better res...
DAC
2003
ACM
14 years 27 days ago
2003
ACM
Instruction set simulators are critical tools for the exploration and validation of new programmable architectures. Due to increasing complexity of the architectures and timeto-ma...
MICRO
1997
IEEE
13 years 11 months ago
1997
IEEE
Profile data is valuable for identifying performance bottlenecks and guiding optimizations. Periodic sampling of a processor's performance monitoring hardware is an effective...