Sciweavers

    5424 search results - page 1047 / 1085
    » Parallel Computing with FPGAs - Concepts and Applications
    Sort
    View
    DAC
    2008
    ACM
    146views Computer Architecture» more  DAC 2008»
    The synthesis of robust polynomial arithmetic with stochastic logic
    14 years 9 months ago
    The synthesis of robust polynomial arithmetic with stochastic logic
    Download  cctbio.ece.umn.edu
    As integrated circuit technology plumbs ever greater depths in the scaling of feature sizes, maintaining the paradigm of deterministic Boolean computation is increasingly challeng...
    Weikang Qian, Marc D. Riedel
    claim paper
    Read More »
    SI3D
    2010
    ACM
    244views Computer Graphics» more  SI3D 2010»
    Fast capacity constrained Voronoi tessellation
    14 years 3 months ago
    Fast capacity constrained Voronoi tessellation
    Download  research.microsoft.com
    Lloyd relaxation is widely employed to generate point distribution for a variety of applications in computer graphics, computer vision, and image processing. However, Lloyd relaxa...
    Hongwei Li, Diego Nehab, Li-Yi Weiy, Pedro V. Sand...
    claim paper
    Read More »
    SASP
    2009
    IEEE
    291views Hardware» more  SASP 2009»
    A parameterisable and scalable Smith-Waterman algorithm implementation on CUDA-compatible GPUs
    14 years 3 months ago
    A parameterisable and scalable Smith-Waterman algorithm implementation on CUDA-compatible GPUs
    Download  www.see.ed.ac.uk
    —This paper describes a multi-threaded parallel design and implementation of the Smith-Waterman (SM) algorithm on compute unified device architecture (CUDA)-compatible graphic pr...
    Cheng Ling, Khaled Benkrid, Tsuyoshi Hamada
    claim paper
    Read More »
    NOCS
    2009
    IEEE
    108views Computer Networks» more  NOCS 2009»
    A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network
    14 years 3 months ago
    A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network
    Download  www.ece.ucdavis.edu
    This paper presents a many-core heterogeneous computational platform that employs a GALS compatible circuit-switched on-chip network. The platform targets streaming DSP and embedd...
    Anh T. Tran, Dean Truong, Bevan M. Baas
    claim paper
    Read More »
    DATE
    2008
    IEEE
    182views Hardware» more  DATE 2008»
    A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking
    14 years 3 months ago
    A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking
    Download  www.date-conference.com
    — As the feature size of transistors gets smaller, fabricating them becomes challenging. Manufacturing process follows various corrective design-for-manufacturing (DFM) steps to ...
    Swaroop Ghosh, Patrick Ndai, Kaushik Roy
    claim paper
    Read More »
    « Prev « First page 1047 / 1085 Last » Next »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.