Sciweavers

290 search results - page 10 / 58
» Performance of Hardware Compressed Main Memory
Sort
View
SIGMETRICS
2011
ACM
198views Hardware» more  SIGMETRICS 2011»
13 years 3 months ago
Memory Trace Compression and Replay for SPMD Systems using Extended PRSDs?
Concurrency levels in large-scale supercomputers are rising exponentially, and shared-memory nodes with hundreds of cores and non-uniform memory access latencies are expected with...
Sandeep Budanur, Frank Mueller, Todd Gamblin
DSD
2010
IEEE
153views Hardware» more  DSD 2010»
13 years 8 months ago
Simulation of High-Performance Memory Allocators
—Current general-purpose memory allocators do not provide sufficient speed or flexibility for modern highperformance applications. To optimize metrics like performance, memory us...
José Luis Risco-Martín, José ...
ISCA
1993
IEEE
157views Hardware» more  ISCA 1993»
14 years 4 days ago
The Performance of Cache-Coherent Ring-based Multiprocessors
Advances in circuit and integration technology are continuously boosting the speed of microprocessors. One of the main challenges presented by such developments is the effective u...
Luiz André Barroso, Michel Dubois
CHES
2010
Springer
133views Cryptology» more  CHES 2010»
13 years 9 months ago
ARMADILLO: A Multi-purpose Cryptographic Primitive Dedicated to Hardware
This paper describes and analyzes the security of a general-purpose cryptographic function design, with application in RFID tags and sensor networks. Based on these analyzes, we su...
Stéphane Badel, Nilay Dagtekin, Jorge Nakah...
DAC
2004
ACM
14 years 9 months ago
Multi-profile based code compression
Code compression has been shown to be an effective technique to reduce code size in memory constrained embedded systems. It has also been used as a way to increase cache hit ratio...
Eduardo Wanderley Netto, Rodolfo Azevedo, Paulo Ce...