Sciweavers

734 search results - page 97 / 147
» Power balanced pipelines
Sort
View
HPCA
2008
IEEE
14 years 10 months ago
Serializing instructions in system-intensive workloads: Amdahl's Law strikes again
Serializing instructions (SIs), such as writes to control registers, have many complex dependencies, and are difficult to execute out-of-order (OoO). To avoid unnecessary complexi...
Philip M. Wells, Gurindar S. Sohi

Publication
583views
14 years 7 months ago
A Camera flash based projector system for true scale metric reconstruction
Computer vision techniques have been applied for rapid and accurate structure recovery in many fields. Most methods perform poorly in areas containing little or no texture and i...
Rohith MV, Gowri Somanath, Debra Norris, Jennifer ...
ICCD
2007
IEEE
215views Hardware» more  ICCD 2007»
14 years 7 months ago
A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS
As chip multiprocessors (CMPs) become the only viable way to scale up and utilize the abundant transistors made available in current microprocessors, the design of on-chip network...
Amit Kumar 0002, Partha Kundu, Arvind P. Singh, Li...
ISQED
2009
IEEE
115views Hardware» more  ISQED 2009»
14 years 4 months ago
TuneLogic: Post-silicon tuning of dual-Vdd designs
Modern CMOS manufacturing processes have significant variability, which necessitates guard banding to achieve reasonable yield. It is our thesis that variability should be addres...
Stephen Bijansky, Sae Kyu Lee, Adnan Aziz
DATE
2009
IEEE
88views Hardware» more  DATE 2009»
14 years 4 months ago
Latency criticality aware on-chip communication
—Packet-switched interconnect fabric is a promising on-chip communication solution for many-core architectures. It offers high throughput and excellent scalability for on-chip da...
Zheng Li, Jie Wu, Li Shang, Robert P. Dick, Yihe S...