Sciweavers

734 search results - page 9 / 147
» Power balanced pipelines
Sort
View
VLSID
2006
IEEE
140views VLSI» more  VLSID 2006»
14 years 9 months ago
Low Power Multilevel Interconnect Networks Using Wave-Pipelined Multiplexed (WPM) Routing
A low power multilevel interconnect architecture that uses wave-pipelined multiplexed (WPM) interconnect routing is proposed in this paper. WPM takes advantage of existing interco...
Ajay Joshi, Vinita V. Deodhar, Jeffrey A. Davis
GLOBECOM
2008
IEEE
14 years 3 months ago
Multi-Way Pipelining for Power-Efficient IP Lookup
Weirong Jiang, Viktor K. Prasanna
ISLPED
1996
ACM
143views Hardware» more  ISLPED 1996»
14 years 22 days ago
Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer
Mitsuru Hiraki, Raminder Singh Bajwa, Hirotsugu Ko...