Sciweavers

47 search results - page 9 / 10
» Prefetch-Aware DRAM Controllers
Sort
View
MICRO
2006
IEEE
111views Hardware» more  MICRO 2006»
14 years 3 months ago
Memory Prefetching Using Adaptive Stream Detection
We present Adaptive Stream Detection, a simple technique for modulating the aggressiveness of a stream prefetcher to match a workload’s observed spatial locality. We use this co...
Ibrahim Hur, Calvin Lin
3DIC
2009
IEEE
106views Hardware» more  3DIC 2009»
14 years 2 months ago
Effect of resistance of TSV's on performance of boost converter for low power 3D SSD with NAND flash memories
This paper investigates the effect of the TSV resistance (RTSV) on the performance of boost converters for Solid State Drive (SSD) using circuit simulation. When RTSV is 0Ω, both ...
Tadashi Yasufuku, Koichi Ishida, Shinji Miyamoto, ...
ISCA
2002
IEEE
104views Hardware» more  ISCA 2002»
14 years 2 months ago
Using a User-Level Memory Thread for Correlation Prefetching
This paper introduces the idea of using a User-Level Memory Thread (ULMT) for correlation prefetching. In this approach, a user thread runs on a general-purpose processor in main ...
Yan Solihin, Josep Torrellas, Jaejin Lee
IPPS
2000
IEEE
14 years 2 months ago
Using Switch Directories to Speed Up Cache-to-Cache Transfers in CC-NUMA Multiprocessors
In this paper, we propose a novel hardware caching technique, called switch directory, to reduce the communication latency in CC-NUMA multiprocessors. The main idea is to implemen...
Ravi R. Iyer, Laxmi N. Bhuyan, Ashwini K. Nanda
HPCA
2007
IEEE
14 years 10 months ago
Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling
Performance gains in memory have traditionally been obtained by increasing memory bus widths and speeds. The diminishing returns of such techniques have led to the proposal of an ...
Brinda Ganesh, Aamer Jaleel, David Wang, Bruce L. ...