Sciweavers

2700 search results - page 67 / 540
» Processor Architectures for Ontogenesis
Sort
View
DSD
2005
IEEE
68views Hardware» more  DSD 2005»
15 years 9 months ago
Throughput of Streaming Applications Running on a Multiprocessor Architecture
In this paper we study the timing behaviour of streaming applications running on a multiprocessor architecture. Dependencies are derived between the application throughput and the...
Nikolay Kavaldjiev, Gerard J. M. Smit, Pierre G. J...
FPL
2007
Springer
121views Hardware» more  FPL 2007»
15 years 10 months ago
Improving Pipelined Soft Processors with Multithreading
Designers of FPGA-based systems are increasingly including soft processors—processors implemented in programmable logic—in their designs. Any combination of area, clock freque...
Martin Labrecque, J. Gregory Steffan
ASPLOS
2009
ACM
16 years 4 months ago
Per-thread cycle accounting in SMT processors
This paper proposes a cycle accounting architecture for Simultaneous Multithreading (SMT) processors that estimates the execution times for each of the threads had they been execu...
Stijn Eyerman, Lieven Eeckhout
DAC
2004
ACM
15 years 9 months ago
Low voltage swing logic circuits for a Pentium 4 processor integer core
The Pentium® 4 processor architecture uses a 2x frequency core clock[1] to implement low latency integer ops. Low Voltage Swing logic circuits implemented in 90nm technology[2] m...
Daniel J. Deleganes, Micah Barany, George Geannopo...
ICCD
2002
IEEE
114views Hardware» more  ICCD 2002»
16 years 28 days ago
Balancing the Interconnect Topology for Arrays of Processors between Cost and Power
High performance SoC requires nonblocking interconnections between an array of processors built on one chip. With the advent of deep sub-micron technologies, switches are becoming...
Esther Y. Cheng, Feng Zhou, Bo Yao, Chung-Kuan Che...