Sciweavers

352 search results - page 40 / 71
» Quantifying Instruction Criticality
Sort
View
ISCAPDCS
2001
14 years 8 days ago
Branch Prediction of Conditional Nested Loops through an Address Queue
-Multi-dimensional applications, such as image processing and seismic analysis, usually require the optimized performance obtained from instruction-level parallelism. The critical ...
Zhigang Jin, Nelson L. Passos, Virgil Andronache
CG
2000
Springer
13 years 10 months ago
Computer graphics curricula in the visual arts
Computers have recently emerged as commonplace on the scene in a record number of university art departments. This rapid change has created the need for new curriculum in the comp...
Dena Elisabeth Eber
ISLPED
2010
ACM
234views Hardware» more  ISLPED 2010»
13 years 8 months ago
Diet SODA: a power-efficient processor for digital cameras
Power has become the most critical design constraint for embedded handheld devices. This paper proposes a power-efficient SIMD architecture, referred to as Diet SODA, for DSP appl...
Sangwon Seo, Ronald G. Dreslinski, Mark Woh, Chait...
ICS
2000
Tsinghua U.
14 years 2 months ago
Using complete system simulation to characterize SPECjvm98 benchmarks
Complete system simulation to understand the influence of architecture and operating systems on application execution has been identified to be crucial for systems design. While t...
Tao Li, Lizy Kurian John, Narayanan Vijaykrishnan,...
HPCA
2006
IEEE
14 years 11 months ago
Probabilistic counter updates for predictor hysteresis and stratification
Hardware counters are a fundamental building block of modern high-performance processors. This paper explores two applications of probabilistic counter updates, in which the outpu...
Nicholas Riley, Craig B. Zilles